EDN

System Compiler Adds Support for Mixed-Language Simulation with Verilog and VHDL

San Jose, CA – February 20, 2001 – C Level Design, Inc. today announced a fully automated Verilog Programming Language Interface (PLI) and VHDL Foreign Language Interface (FLI) code generators to ...
Design-Reuse

'Smart' verification moves beyond SystemVerilog 3.0

Functional verification is consuming an inordinate amount of the design cycle. Estimates vary, but most analysts and engineers agree that as much as 70 percent of the design cycle is consumed by ...
Design-Reuse

Understanding the "e" verification language

Today, project teams build huge verification environments, where verification consumes 40-70% of the resources needed in a typical cycle. Because a verification environment typically contains ...
Electronic Design

Verilog Simulator Adds Full-Featured Coverage Analysis And A C/C++ Interface

The latest VCS Verilog simulator from Synopsys contains built-in comprehensive coverage analysis. With it, design teams using VCS 6.0.1 can determine their verification quality before tapeout.
Electronic Design

Testbench Automation Tool Provides Tight Links To Verilog Simulation

Faster runtime performance, real-time access to built-in Verilog simulation coverage metrics, and a unified graphical environment for waveform analysis are all promised by version 5.0 of the VERA ...
EDN

Advocates for C and Verilog mount fierce debate

SAN JOSE, Calif. — Advocates of two contrasting pathways to chip design — an extended version of Verilog, or SystemC — each expressed confidence that their rival approaches would prevail in the market ...